




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : H04L 27/18, H04J 13/00	A1	(11) International Publication Number: WO 00/42752
		(43) International Publication Date: 20 July 2000 (20.07.00)

(21) International Application Number: PCT/US00/00361	(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 7 January 2000 (07.01.00)	
(30) Priority Data: 60/115,629 12 January 1999 (12.01.99) US 09/478,265 5 January 2000 (05.01.00) US	
(71) Applicant: SONY ELECTRONICS INC. [US/US]; 1 Sony Drive, Park Ridge, NJ 07656 (US).	
(72) Inventors: PRASAD, Mohit, K.; 9125 Truman Street, San Diego, CA 92129 (US). HEIDARI, Sam; 12988 Carmel Creek Road #172, San Diego, CA 92130 (US).	
(74) Agents: HEID, David, W. et al.; Skjerven, Morrill, Macpherson, Franklin & Friel LLP, Suite 700, 25 Metro Drive, San Jose, CA 95110 (US).	

(54) Title: GENERATION OF COMPLEX SPREADING SEQUENCES WITH LOW PEAK TO AVERAGE POWER RATIO



(57) Abstract

A reverse link modulator (100) modulates the incoming data sequence for the I and Q channels of a wireless device such that the resulting spreading sequence never undergoes a transition through the origin. Consequently, the modulator has a reduced peak-to-average ratio and provides an improved battery life.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

GENERATION OF COMPLEX SPREADING SEQUENCES WITH LOW PEAK TO AVERAGE POWER RATIOField of Invention

5 The present invention relates to generation of pseudo random sequences and, more particularly, to generation of pseudo random sequences in a reverse link modulator.

Background Of the Invention

10 Many electronic systems, such as wireless communication systems, use the Quaternary Phase Shift Keying (QPSK) technique to modulate and demodulate incoming binary input data stream.

15 Fig. 1 illustrates the four phases I , Q , \bar{I} and \bar{Q} , forming the I-Q plane of a data channel. The QPSK technique uses these four phases to convert the random binary incoming data into a noise-like waveform by modulating the incoming data using a pseudo random sequence of bits. The modulation is carried out at the clock period of the pseudo random sequence generator.

20 As shown in Fig. 1, the four phases I , Q , \bar{I} and \bar{Q} have respective phase differences of 0° , 90° , 180° , and 270° with respect to the I-axis. Data coming through the I and Q channels of a reverse link modulator are identified by their positions along the I-Q plane. Furthermore, as shown in
25 Fig. 1, such data may only assume positions at points A, B, C and D, which are respectively located along 45° , 135° , 225° and 315° of the I-axis of the I-Q plane.

30 Points A, B, C and D, have respective coordinates of $(1,1)$, $(1,-1)$, $(-1, 1)$ and $(-1, -1)$, which are the only coordinates in the I-Q plane in which incoming data may reside.

Currently known systems do not impose restrictions on data transitions along the I-Q plane. Hence, a transition from, for example, point A to point C, in which both the I and Q coordinates of the data change, is allowed. Such a transition 5 requires passing through the center of the I-Q plane and thus results in modulation of the carrier signal amplitude through a zero value, also referred to as zero crossing.

The greater the number of zero crossings, the higher is the degree of modulation of the carrier signal amplitude and 10 the larger is the variation in the peak-to-average signal ratio. The large variation in the peak-to-average ratio, results in the relatively smaller battery life of the existing wireless devices (e.g. cellular telephones).

Therefore, a need continues to exist for a QPSK technique 15 that has a reduced average-to-peak ratio and accordingly provides improved battery life.

Summary of the Invention

A reverse link modulator, in accordance with one 20 embodiment of the present invention, includes, among other components, a random sequence generator for generating a sequence of random pair of bits to modulate the incoming data bits. With each period of the pseudo random sequence generator clock, one bit of the pair of random bits changes.

The reverse link modulator also includes a long code mask, 25 a long code generator, a complex multiplier and a pair of pulse shaping low-pass filters.

In some embodiments, the random sequence generator is a 2-bit state machine having four states (00), (01), (10), (11). 30 The output signals generated by the state machine are the same as its states. Only transitions changing one bit of the 2-bit states are allowed.

The reverse link modulator, in accordance with the present invention, inhibits zero transitions of the spreading sequence. Therefore, the reverse link modulator has a suppressed carrier signal amplitude modulation and a reduced peak-to-average signal ratio.

Brief Description of the Drawings

Fig. 1 illustrates the four phases I, Q, \bar{I} and \bar{Q} which form the I-Q plane of a data channel, as known in the prior art.

Fig. 2 is a block diagram of a reverse link modulator having a reduced peak-to-average ratio, in accordance with one embodiment of the present invention.

Fig. 3 illustrates the state transition diagram of the constellation sequence generator of the reverse link modulator of Fig. 2.

Figs. 4A and 4B respectively illustrate the auto-correlation and the Fourier transform of a sequence of a random reference signal.

Figs. 5A and 5B respectively illustrate the auto-correlation and the Fourier transform of a sequence of random bits PNI(n) generated by the constellation sequence generator, in accordance with the present invention.

Figs. 6A and 6B respectively illustrate the auto-correlation and the Fourier transform of a sequence of random bits PNQ(n) generated by the constellation sequence generator, in accordance with the present invention.

Figs. 7A and 7B respectively illustrate the cross-correlation and the Fourier transform of a sequence of random bits PNI(n) and PNQ(n) generated by the constellation sequence generator, in accordance with the present invention.

Fig. 8 illustrates for the same percent of samples, the peak-to-average power ratios of both the reverse link modulator of the present invention and of the reverse link modulator of the IS-2000 standard, as known in the prior art.

5 Fig. 9 illustrates one embodiment of a state machine of the constellation sequence generator whose state transition diagram is shown in Fig. 3.

Detailed Description

10 A reverse link modulator 100 having a reduced peak-to-average ratio, in accordance with one embodiment of the present invention, is shown in Fig. 2. Reverse link modulator 100 includes long code mask 102, long code generator 104, constellation sequence generator 106, complex multiplier 108 and pulse shaping low-pass filters 110 and 112.

15 Long code mask 102 is known in the art and contains a 42-bit wide data. Each reverse link modulator 100 contains a unique 42-bit data in its long code mask 102. Accordingly, the data in long code mask 102 serves as the identifier of the
20 reverse link modulator 100. Because the reverse link modulator 100 is embedded in a wireless hand-held device, such as a wireless telephone, the 42-bit data in the long code mask is a tag, differentiating one wireless device from all the others in use.

25 Long code generator 104 is also known in the art (see "Introduction to Spread Spectrum Communication" by R.L. Peterson, R.E. Ziemer and D.E. Borth, 1995, Prentice Hall). Long code generator 104 receives the 42-bit wide data supplied by long code mask 102 at its input terminal I and generates
30 random bits LC(n) at its output terminal O.

Constellation sequence generator 106, in accordance with the present invention, receives random bits LC(n) (supplied by long code generator 104) as well as signal CLOCK and, in

response, generates a pair of random and uncorrelated sequence of bits PNI(n) and PNQ(n) at its output terminals O1 and O2, as described below.

Complex multiplier 108, known in the art, receives 5 incoming binary data DI(n) and DQ(n) (respectively from I and Q data channels) at its respective terminals I1 and Q1. Data input bits DI(n) and DQ(n) are the real and imaginary parts of a complex data. Similarly, PNI(n) and PNQ(n) are the real and imaginary parts of the complex random signal. Accordingly, 10 complex multiplier 108 multiplies the complex data with complex random signal to generate real and imaginary parts of the modulated data XI(n) and XQ(n), respectively.

Modulated data bits XI(n) and XQ(n) are supplied to known pulse shaping low-pass filters 110 and 112, which filter out 15 the low frequency signals to generate signals XI'(n) and XQ'(n). The operation of constellation sequence generator 106 is described next.

Concurrent references are made below to Figs. 2, 3 4A and 4B. Constellation sequence generator 106 is a state machine 20 whose state transition diagram 200 is illustrated in Fig. 3. An embodiment 900 of the state machine of the constellation sequence generator 106 is shown in Fig. 9 of the drawings. Random bits 0 and 1 carried by signal LC(n) of long code generator 104 are the only bits (signals) supplied to state 25 machine 900. The state machine 900 has four two-bit states: (00), (01), (10) and (11). The states of state machine 900 are also its output signals. In other words, the states of state machine 900 are bits PNI(n) and PNQ(n) supplied to output terminals O1 and O2 of constellation sequence generator 106, as 30 shown in Fig. 2.

As seen in Fig. 3, starting from state (00), if the input signal bit to the state machine is a binary 0, a transition to state (01) takes place and, accordingly, signal bits PNI(n) and PNQ(n) are respectively set to 0 and 1. If, on the other hand,

the state machine receives a binary 1 while in state (00), a transition to state (10) takes place, thereby setting signal bits PNP(n) and PNI(n) to 0 and 1, respectively.

If while in state (01), the state machine receives a 0, it transitions to state (11) and sets both signal bits PNQ(n) and PNI(n) to 0. If while in state (01), the state machine receives a 0, it transitions to state (00) and sets both signal bits PNI(n) and PNQ(n) to 0.

If while in state (10), the state machine receives a 0, it transitions to state (00) and sets both signal bits PNI(n) and PNQ(n) to 0. If while in state (10), the state machine receives a 1, it transitions to state (11) and sets signal bits PNI(n) and PNQ(n) to 1 and 1, respectively.

If while in state (11), the state machine receives a 0, it transitions to state (10) and sets signal bits PNI(n) and PNQ(n) to 1 and 0, respectively. If while in state (11), the state machine receives a 1, it transitions to state (01) and sets signal bits PNI(n) and PNQ(n) to 0 and 1, respectively.

Advantageously, in accordance with the present invention, output signal bits PNI(n) and PNQ(n) are random and uncorrelated. Also, as seen from Fig. 3, state transitions are restricted to those involving only one bit of the two-bit states. For example, only transitions to states (01) and (10) are allowed from state (00). Therefore, a transition from e.g. state (00) to state (11) and from state (01) to state (10) are prohibited. The restriction ensures that in moving from one state to another state, one of the random signals PNI(n) and PNQ(n) remains unchanged.

Because constellation sequence generator 106 eliminates all zero crossings in the sequence of pseudo random bits (i.e., the spreading sequence) by inhibiting state transitions which require zero crossings, constellation sequence generator 106, in accordance with one embodiment of the present invention, limits the modulation of the carrier signal amplitude and, as

such, reduces the peak-to-average ratio of the modulated signals $XI'(n)$ and $XQ'(n)$.

Figs. 4A, 4B, 5A, 5B, 6A and 6B respectively illustrate the auto-correlation function and the Fourier transform of a sequence of random reference bits, as well as a sequence of random bits $PNI(n)$ and $PNQ(n)$ generated by the constellation sequence generator 106. As seen from these Figures, the auto-correlation of sequence $PNI(n)$ and $PNQ(n)$ generated by the sequence code generator 106 is similar to that of the reference sequence, indicating that bits $PNI(n)$ and $PNQ(n)$ are random.

Figs. 7A and 7B respectively illustrate the cross-correlation and the Fourier transform of a sequence of random bits $PNI(n)$ and $PNQ(n)$ generated by the constellation sequence generator 106. As seen from Figs. 7A and 7B, bits $PNI(n)$ and $PNQ(n)$ are random and not correlated with each other.

Fig. 8 shows the ratio of the envelope of the peak-to-average power in Decibels (dB) of a sequence 810 of random bits $PNI(n)$ and $PNQ(n)$, generated by constellation sequence generator 106, after the sequence is modulated by Walsh code and filtered by the IS-95A pulse shaping filters (see "Mobile Station-Base Station Compatibility Standard for Dual-Mode Wideband Spread Spectrum Cellular Systems , TR45, TIA/EIA-95, Nov. 18, 1997). Also shown in Fig. 8 are the ratios of envelope of the peak-to-average power in dB of a sequence 820 obtained using IS-95C standard (also known as IS-2000, see *Physical Layer Standard for CDMA 2000 Spread Spectrum Systems, TR45, PN-4429, To be published as IS-2000.2, July, 1999*) as well as of a sequence 830 obtained using random sampling.

As seen from Fig. 8, at 0.1 percent of samples (i.e., the y-axis is at 0.1), which is defined as the percent of the sample points which cross the envelope, the ratio of the peak-to-average power of sequence 810 is higher than that of sequence 820 by 0.2 dB and is smaller than that of sequence 830 by 0.8 dB. Therefore, the reverse link modulator 100, in

accordance with the present invention, achieves substantially the same peak-to-average power as those of the IS-2000 standard.

Fig. 9 shows a logic block diagram of state machine 900 whose state transition diagram is shown in Fig. 3. State machine 900 represents one embodiment of constellation sequence generator 106, shown in Fig. 2. State machine 900 includes flip-flops 902, 904, exclusive-OR gates 906, 908 and clock generator circuit 910.

As seen from Fig. 9, state machine 900 receives input signals LC(n) and signal CLOCK and, in response, generates signals PNI(n) and PNQ(n). Signal LC(n) is supplied by long code generator 104, as discussed above. The signal to the clock input terminal, CLK, of flip-flops 902 and 904 is supplied by clock generator circuit 910. Clock generator circuit 910 is an AND gate, which transfers signal LC(n) from its input terminal to its output terminal whenever signal CLOCK is at a high level.

Output signals PNI(n) and PNQ(n) are respectively generated at the output terminals OUT of flip-flops 902 and 904. Exclusive-OR gate 906 has two input terminals I0 and I1. Input terminals I1 and I0 of exclusive-OR gate 906 respectively receive signals LC(n) and the output signal of flip-flop 902. The output signal generated by exclusive-OR gate 906 is applied to the input terminal IN of flip-flop 904. Exclusive-OR gate 908 also has two input terminals I0 and I1. Input terminal I1 of exclusive-OR gate 908 receives and inverts signal LC(n). Input terminal I0 of exclusive-OR gate 908 receives the output signal generated by flip-flop 904. The output signal generated by exclusive-OR gate 908 is applied to the input terminal IN of flip-flop 902.

With each occurrence of the CLOCK signal, if signal LC(n) is at a high level, a new low-to-high transition occurs at the clock input terminals CLK of flip-flops 902 and 904. When a

low-to-high transition occurs on the CLK input terminals of flip-flops 902 and 904, the data present at the input terminals IN of these two flip-flops is transferred to their respective output terminals OUT, changing both PNI(n) and PNQ(n) bits.

5 The changes in the PNI(n) and PNQ(n) bits affect the output signals of exclusive-OR gates 906 and 908 which thereby change the input signals to flip-flops 902 and 904. The new input signals to flip-flops 902 and 904 respectively appear at PNI(n) and PNQ(n) when another low-to-high transition on signal
10 CLOCK occurs. The state transition diagram of state machine 900 is shown in Fig. 3.

Clock generator 910 receives clock signal CLOCK at its input terminal CLK and long-code signal LC(n) at its input terminal EN and generates output signal O. Output signal O
15 changes when there is a change in signal LC(n).

The exemplary embodiments of the above invention are illustrative and not limitative. The invention is not limited by the state transition diagram of the random sequence generator; nor is the invention limited by the particular state
20 machine that generates the random sequence. Further modifications are obvious to those skilled in the art and are intended to fall within the scope of the appended Claims.

We Claim:

1. A reverse link modulator comprising a constellation sequence generator for receiving at an input terminal a sequence of random bits and for generating a sequence of a pair of random bits; wherein for each received random bit only one bit of the generated pair of random bits changes.
5
2. The reverse link modulator of Claim 1 wherein the constellation sequence generator is a two-bit state machine.
10
3. The reverse link modulator of Claim 2 wherein the state machine has four states.
15
4. The reverse link modulator of Claim 2 wherein the states of the state machine are the generated pairs of random bits.
5. The reverse link modulator of Claim 1 further comprising:
 - a long code mask containing data for identifying a wireless device comprising the reverse link modulator; and
 - 25 a long code generator coupled to the long code mask and for receiving the data contained in the long code mask.
6. The reverse link modulator of Claim 5 wherein the data contained in the long code mask is a 42-bit wide data.

7. The reverse link modulator of Claim 5 wherein the long code generator generates and supplies the sequence of random bits to the constellation sequence generator.

5 8. The reverse link modulator of Claim 7 further comprising a multiplier coupled to the constellation sequence generator, the multiplier receiving and multiplying unmodulated pair of binary data by the pair of random bits generated by the constellation sequence generator for generating a pair of
10 modulated data.

9. The reverse link modulator of Claim 8 further comprising pulse shaping filters coupled to the multiplier, the pulse shaping filters receiving and low pass filtering the
15 modulated data supplied by the multiplier.

10. The reverse link modulator of Claim 9 wherein the state machine comprises a pair of flip-flops and a pair of exclusive OR gates.

20 11. The reverse link modulator of Claim 10 wherein the sequence of random bits and a clock signal are ANDed and supplied to clock input terminals of the pair of flip-flops.

25 12. The reverse link modulator of Claim 11 wherein output signals of the flip-flops are the pair of random bits.

13. A method of modulating data in a reverse link modulator comprising:

30 receiving a pair of incoming data bits;

generating a pair of modulating random bits in response to a received random bit, wherein in response to receipt of each random bit only one of the bits in the randomly generated pair of modulating bits changes; and

5 complex multiplying each bit of the received data by a different one of the pair of random bits to generate a pair of modulated data.

10 14. The method of Claim 13 wherein the generating art includes generating a pair of random bits with a two-bit state machine.

15 15. The method of Claim 14 wherein the generating act includes generating a pair of random bits with the two-bit state machine, the states of which comprise the generated pairs of random bits.

16. The method of Claim 15 wherein the state machine has four states.

20

17. The method of Claim 12 wherein the received random bit is supplied by a long code generator.

25 18. The method of Claim 16 further comprising supplying data to the long code generator for thereby supplying the random bits.

19. The method of Claim 13 further comprising pulse shape filtering the pair of modulated data bits.

30

20. The method of Claim 14 wherein the state machine includes a pair of flip-flops and a pair of exclusive-OR gates.

21. The method of Claim 18 further comprising ANDing the
5 sequence of random bits and a clock signal and applying the
ANDED signal to clock input terminals of the pair of flip-
flops.

22. The method of Claim 21 wherein output signals of the
10 flip-flops are the pair of random bits.

1/4




FIG. 1

SUBSTITUTE SHEET (RULE 26)

2/4





FIG. 3
SUBSTITUTE SHEET (RULE 26)

3/4




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B

4/4





FIG. 8

FIG. 9
SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/00361

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H04L27/18 H04J13/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
IPC 7 H04L H04J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 783 210 A (NEC) 9 July 1997 (1997-07-09) column 1, line 41 - line 50 -----	1-22
A	KASHYAP ET AL.: "The performance of CDMA system using pi /4-shift QPSK and pi /2-shift BPSK with the nonlinearity of HPA" IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS, 15 - 18 October 1996, pages 492-496, XP002137277 New York, USA, IEEE, US ISBN: 0-7803-3692-5 page 492, left-hand column, paragraph 3 -right-hand column, paragraph 1 ----- -/-	1-22

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

"T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

10 May 2000

22/05/2000

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Scriven, P

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/00361

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X,P	WO 99 07089 A (MOTOROLA) 11 February 1999 (1999-02-11) page 2, line 49 - line 61 page 3, line 74 - line 81 page 3, line 102 - line 107 page 5, line 175 - line 179 ----	1-22
A,P	EP 0 921 652 A (ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE DAEJEON) 9 June 1999 (1999-06-09) page 3, line 40 - line 44 page 8, line 28 - line 32 -----	1-22

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/00361

Patent document cited in search report	Publication date	Patent family member(s)		Publication date
EP 0783210 A	09-07-1997	JP	2737730 B	08-04-1998
		JP	9153883 A	10-06-1997
		AU	712195 B	28-10-1999
		AU	7408796 A	05-06-1997
		US	5956328 A	21-09-1999
WO 9907089 A	11-02-1999	US	6031865 A	29-02-2000
EP 0921652 A	09-06-1999	JP	11186989 A	09-07-1999